Page "VHDL" Paragraph 19

The key advantage of VHDL, when used for systems design, is that it allows the behavior of the required system to be described ( modeled ) and verified ( simulated ) before synthesis tools translate the design into real hardware ( gates and wires ).