[permalink] [id link]
RISC designs are also more likely to feature a Harvard memory model, where the instruction stream and the data stream are conceptually separated ; this means that modifying the memory where code is held might not have any effect on the instructions executed by the processor ( because the CPU has a separate instruction and data cache ), at least until a special synchronization instruction is issued.
from
Wikipedia
Some Related Sentences
RISC and designs
The first ( retroactively ) RISC-labeled processor ( IBM 801-IBMs Watson Research Center, mid-1970s ) was a tightly pipelined simple machine originally intended to be used as an internal microcode kernel, or engine, in CISC designs, but also became the processor that introduced the RISC idea to a somewhat larger public.
The terms CISC and RISC have become less meaningful with the continued evolution of both CISC and RISC designs and implementations.
The first highly ( or tightly ) pipelined x86 implementations, the 486 designs from Intel, AMD, Cyrix, and IBM, supported every instruction that their predecessors did, but achieved maximum efficiency only on a fairly simple x86 subset that was only a little more than a typical RISC instruction set ( i. e. without typical RISC load-store limitations ).
To save bits in the instruction word, RISC designs reduce the number of instructions to encode.
The 6809's state machine and control logic, unlike many processors of the day, was mostly implemented using a large PLA and asynchronous random logic ( a trait of early designs and, partly, of RISC ) rather than microcoded.
The most public RISC designs, however, were the results of university research programs run with funding from the DARPA VLSI Program.
Many early RISC designs also shared the characteristic of having a branch delay slot.
Nowadays the branch delay slot is considered an unfortunate side effect of a particular strategy for implementing some RISC designs, and modern RISC designs generally do away with it ( such as PowerPC and more recent versions of SPARC and MIPS ).
This may partly explain why highly encoded instruction sets have proven to be as useful as RISC designs in modern computers.
Yet another impetus of both RISC and other designs came from practical measurements on real-world programs.
This led to RISC designs being referred to as load / store architectures.
Some CPUs have been specifically designed to have a very small set of instructions – but these designs are very different from classic RISC designs, so they have been given other names such as minimal instruction set computer ( MISC ), or transport triggered architecture ( TTA ), etc.
While early RISC designs differed significantly from contemporary CISC designs, by 2000 the highest performing CPUs in the RISC line were almost indistinguishable from the highest performing CPUs in the CISC line.
The SPARC architecture was heavily influenced by the earlier RISC designs including the RISC I and II from the University of California, Berkeley and the IBM 801.
RISC and are
As of 2007, two 64-bit RISC architectures are still produced in volume for non-embedded applications: SPARC and Power ISA.
In metazoans, small interfering RNAs ( siRNAs ) processed by Dicer are incorporated into a complex known as the RNA-induced silencing complex or RISC.
RISC processors are also used in supercomputers such as the K computer, the fastest on the TOP500 list in 2011, and the second at the 2012 list.
Other features that are typically found in RISC architectures are:
# A very large base of proprietary PC applications are written for x86 or compiled into x86 machine code, whereas no RISC platform has a similar installed base ; hence PC users were locked into the x86.
RISC architecture are now used across a wide range of platforms, from cellular telephones and tablet computers to some of the world's fastest supercomputers such as the K computer, the fastest on the TOP500 list in 2011.
RISC instruction sets attempt to limit the variability in each of these: instruction sets are usually constant length, with few exceptions, there are usually fewer combinations of registers and memory operations, and the instruction issue rate ( the number of instructions completed per time period, usually an integer multiple of the clock cycle ) is usually constant in cases where memory latency is not a factor.
RISC as well as non-RISC processors are found.
A reduced instruction set computer ( RISC ) simplifies the processor by only implementing instructions that are frequently used in programs ; unusual operations are implemented as subroutines, where the extra processor execution time is offset by their rare use.
In some architectures, notably most reduced instruction set computers ( RISC ), instructions are a fixed length, typically corresponding with that architecture's word size.
** RISC — arithmetic instructions use registers only, so explicit 2-operand load / store instructions are needed: load a, reg1 ; load b, reg2 ; add reg1 + reg2 -> reg3 ; store reg3, c ; unlike 2-operand or 1-operand, this leaves all three values a, b, and c in registers available for further reuse.
Due to the large number of bits needed to encode the three registers of a 3-operand instruction, RISC processors using 16-bit instructions are invariably 2-operand machines, such as the Atmel AVR, the TI MSP430, and some versions of the ARM Thumb.
RISC processors using 32-bit instructions are usually 3-operand machines, such as processors implementing the Power Architecture, the SPARC architecture, the MIPS architecture, the ARM architecture, and the AVR32 architecture.
The Xtensa C / C ++ compiler can freely intermix 32-or 64-bit FLIX instructions with the Xtensa processor's single-operation RISC instructions, which are 16 or 24 bits wide.
The basis for the 6600 CPU is what would today be referred to as a RISC system, one in which the processor is tuned to do instructions which are comparatively simple and have limited and well-defined access to memory.
This simple design philosophy, whereby each step of a complex operation is specified explicitly by one machine instruction, and all instructions are required to complete in the same constant time, would later come to be known as RISC.
< li > RISC OS 4, RISC OS Select, RISC OS Adjust and RISC OS 6 are available from RISCOS Ltd as a replacement for the Acorn-implemented versions .</ li >
RISC and also
As CISC became a catch-all term meaning anything that's not a load-store ( RISC ) architecture, it's not the number of instructions, nor the complexity of the implementation or of the instructions themselves, that define CISC, but the fact that arithmetic instructions also perform memory accesses.
The decision was also made to upgrade the design to a full 64-bit implementation from PRISM's 32-bit, a conversion all of the major RISC vendors were undertaking.
A computer based on this strategy is a reduced instruction set computer also called RISC.
* There was also the NCR / 32 ACCEL RISC architecture and its NCR / 32-000 CPU, used in ( among others ) computers from Celerity Computing.
OS-9000 has also been ported to the PowerPC, MIPS, some versions of Advanced RISC Machines ' ARM processor, and some of the Hitachi SH family of processors.
RISC instructions typically perform only a single operation, such as an " add " of registers or a " load " from a memory location into a register ; they also normally use a fixed instruction width, whereas a typical CISC instruction set has many instructions shorter than this fixed length.
VLIWs also gained significant consumer penetration in the GPU market, though both Nvidia and AMD have since moved to RISC architectures in order to improve performance on non-graphics workloads.
Zool was also ported to the Atari ST, Game Boy, Sega Mega Drive, SNES, Master System, Sega Game Gear, Amiga CD32, PC, Acorn Archimedes, and RISC OS platform, as well as for the arcade machines.
The Intel i860 ( also known as 80860 ) was a RISC microprocessor from Intel, first released in 1989.
Additionally they try to do linear interpolation along a line of pixels to simplify the set-up ( compared to 2d affine interpolation ) and thus again the overhead ( also affine texture-mapping does not fit into the low number of registers of the x86 CPU ; the 68000 or any RISC is much more suited ).
After being exported, it is then processed to mature miRNAs in the cytoplasm by interaction with the endonuclease Dicer, which also initiates the formation of the RNA-induced silencing complex ( RISC ), composed of the Argonaute protein.
But Intel's Pentium Pro overtook the performance of RISC designs and also SGI's graphics business shrunk.
In 1998, Compaq also acquired the much larger Digital Equipment Corporation and inherited its DEC Alpha RISC servers with OpenVMS and Tru64 Unix customer bases.
The Dock is also a prominent feature of OS X's predecessor NeXTSTEP and OpenStep operating systems, and the term " dock " is sometimes used generically to refer to similar features in other OSes, such as RISC OS's icon bar.
Competition within and outside of Intel came not only from the i386 camp, but also from the i860 processor, yet another RISC processor design emerging within Intel at the time.
The PRISM and MIPS also lack the register windows that were a hallmark of the " other " design, Berkeley RISC / SPARC.
The DECstation 5000 systems are also ARC ( Advanced RISC Computing ) compatible.
Weitek also worked with HP on the design of their latest PA-RISC design, and sold their own version known as the RISC 8200 which was sold as an embedded design and had some use in laser printers.
* The Archimedes series-the de facto successor to the BBC Micro-has also enjoyed a following in recent years, thanks to its status as one of the first computers to be based around ARM's RISC microprocessor.
Unofficial builds by third parties also exist for platforms such as AmigaOS 4, DOS, MorphOS, RISC OS and others.
One symptom was the poor performance of its largest implementation, but the project was also marred by protracted internal arguments about various technical aspects, including internal IBM debates about the merits of RISC vs. CISC designs.
0.250 seconds.