[permalink] [id link]
The superscalar complexity in the case of modern x86 was solved with dynamically issued and buffered micro-operations, i. e. indirect and dynamic superscalar execution ; the Pentium Pro and AMD K5 are early examples of this.
from
Wikipedia
Some Related Sentences
superscalar and complexity
As a result, VLIW CPUs offer significant computational power with less hardware complexity ( but greater compiler complexity ) than is associated with most superscalar CPUs.
superscalar and case
In the case where a portion of the CPU is superscalar and part is not, the part which is not suffers a performance penalty due to scheduling stalls.
superscalar and modern
Most modern CPU designs are at least somewhat superscalar, and nearly all general purpose CPUs designed in the last decade are superscalar.
In a more modern context, the complex variable length encoding used by some of the typical CISC architectures makes it complicated, but still feasible, to build a superscalar implementation of a CISC programming model directly ; the in-order superscalar original Pentium and the out-of-order superscalar Cyrix 6x86 are well known examples of this.
It is commonplace for modern CPUs to have multiple parallel execution units, referred to as scalar or superscalar design.
Multithreading is similar in concept to preemptive multitasking but is implemented at the thread level of execution in modern superscalar processors.
Unlike simultaneous multithreading in modern superscalar architectures, it generally does not allow execution of multiple instructions in one cycle.
Much of a modern microprocessor's transistor count is devoted to large caches, many pipeline stages, superscalar instruction dispatch, branch prediction and other modern techniques which are applicable regardless of instruction architecture.
superscalar and x86
Its microarchitecture, deemed P5, was Intel's fifth-generation and first superscalar x86 microarchitecture.
# Later, more powerful processors, such as Intel P6, AMD K6, AMD K7, and Pentium 4, employed similar dynamic buffering and scheduling principles and implemented loosely coupled superscalar ( and speculative ) execution of micro-operation sequences generated from several parallel x86 decoding stages.
This is especially applicable on superscalar x86 processors ( Pentium of 1993 and later ) where these exchange instructions are optimized down to a zero clock penalty.
This is especially applicable on superscalar x86 processors ( such as the Pentium of 1993 and later ) where these exchange instructions ( codes D9C8 .. D9CF < sub > h </ sub >) are optimized down to a zero clock penalty by using one of the integer paths for FXCH ST ( x ) in parallel with the FPU instruction.
superscalar and was
Thus the P5 was integer superscalar but not floating point superscalar.
For several decades from the 1970s to early 2000s, the focus in designing high performance general purpose CPUs was largely on achieving high ILP through technologies such as pipelining, caches, superscalar execution, out-of-order execution, etc.
The Intel P5 Pentium generation was a superscalar version of these principles.
The R8000 ( 1994 ) was the first superscalar MIPS design, able to execute two integer or floating point and two memory instructions per cycle.
It was also superscalar, but its major innovation was out-of-order execution.
Against the Pentium, the 68060 could perform better on mixed code, Pentium's decoder could not issue an FP instruction every opportunity and hence the FPU was not superscalar as the ALUs were.
The 6x86 and MII series did exactly this, but was more advanced ; it implemented superscalar speculative execution via register renaming, directly at the x86-semantic level.
This was later addressed by the superscalar MC88110, which combined the CPU, FPU, MMU, and L1 cache into a single package.
Today, this is known as a superscalar design, but it was unique for its time.
* Although the decoder was pipelined as a side effect of these single-cycle operations, they didn't use superscalar effects.
The CPU was also superscalar and included 16 kB ( 16 KB ) instruction and data caches, and an MMU for virtual memory support.
Despite being microprogrammed, the CPU was superscalar, often completing two instructions per cache cycle.
* Elbrus 2 ( 1977 ) was a 10-processor computer, considered the first Soviet supercomputer, with superscalar RISC processors.
The i860 was an early superscalar CPU that allowed the programmer access directly into the pipelines ; with custom coding the 860 was a very fast system, making it perfect for supercomputer applications.
It featured a newly designed superscalar RISC core and added an unusual addressable on-chip cache, but lacked an FPU and MMU, as it was intended for high-performance embedded applications.
It was of much simpler design than that of its competition, such as AMD K5 / K6 and Intel Pentium II, which were superscalar and based on dynamic translation to buffered micro-operations with advanced instruction reordering ( out of order execution ).
The originator of much of the technology underlying today's superscalar out-of-order microprocessors, Metaflow was never able to reap its just rewards.
For computing firsts, the POWER1 would be known for being the first CPU to implement some form of Register renaming and out-of-order execution, a technique that improves the performance of superscalar processors but was previously reserved for mainframes.
VLIW was put forward by Fisher as a way to build general-purpose instruction-level parallel processors exploiting ILP to a degree that would have been impractical using what would later be called superscalar control hardware.
superscalar and with
Rather than totally removing the clock signal, some CPU designs allow certain portions of the device to be asynchronous, such as using asynchronous ALUs in conjunction with superscalar pipelining to achieve some arithmetic performance gains.
This contrasts with other superscalar architectures, which depend on the processor to manage instruction dependencies at runtime.
Design work started in 1989 ; the team decided to use a superscalar architecture, with on-chip cache, floating-point, and branch prediction.
IBM complemented this with a complex instruction decoder which could be fetching one instruction, decoding another, and sending one to the ALU and FPU at the same time, resulting in one of the first superscalar CPU designs in use.
Simultaneous multithreading ( SMT ) is a technique for improving the overall efficiency of superscalar CPUs with hardware multithreading.
In processor design, there are two ways to increase on-chip parallelism with less resource requirements: one is superscalar technique which tries to increase instruction level parallelism ( ILP ); the other is multithreading approach exploiting thread level parallelism ( TLP ).
Some superscalar processors ( MIPS R8000, Alpha 21264 and Alpha 21464 ( EV8 )) fetch each line of instructions with a pointer to the next line.
Branch prediction became more important with the introduction of pipelined superscalar processors like the Intel Pentium, DEC Alpha 21064, the MIPS R8000, and the IBM POWER series.
The i960 architecture also anticipated a superscalar implementation, with instructions being simultaneously dispatched to more than one unit within the processor.
It also implemented symmetric superscalar instruction issue with two integer execution units.
CPUs that have many execution units — such as a superscalar CPU, a VLIW CPU, or a reconfigurable computing CPU — typically have slower clock rates than a sequential CPU with one or two execution units when built from transistors that are just as fast.
The Rise mP6 was a superpipelined and superscalar microprocessor designed by Rise Technology to compete with the Intel Pentium line.
0.126 seconds.