Page "MIPS architecture" Paragraph 48
from
Wikipedia
This processor was a single-chip design, ran at a faster clock speed than the R8000, and had larger 32 KB primary instruction and data caches.
Even with a single memory pipeline and simpler FPU, the vastly improved integer performance, lower price, and higher density made the R10000 preferable for most customers.
Page 1 of 1.
2.036 seconds.