[permalink] [id link]
The IBM POWER5, announced in May 2004, comes as either a dual core DCM, or quad-core or oct-core MCM, with each core including a two-thread SMT engine.
from
Wikipedia
Some Related Sentences
IBM and POWER5
Late designs in several processor families exhibit CMP, including the x86-64 Opteron and Athlon 64 X2, the SPARC UltraSPARC T1, IBM POWER4 and POWER5, as well as several video game console CPUs like the Xbox 360's triple-core PowerPC design, and the PS3's 7-core Cell microprocessor.
The product line was further extended in 2004 with the introduction of the i5 servers, the first to use the IBM POWER5 processor.
* In some systems, such as POWER5 and POWER6-based servers from IBM, the hypervisor is no longer optional.
Soltis led the design of the " Amazon " instruction set architecture, an extended version of the 64-bit PowerPC architecture ; the Amazon architecture is implemented by the RS64, POWER4, and POWER5 processors used in the IBM iSeries and pSeries computers.
IBM uses the DCM and MCM POWER5 microprocessors in their System p and System i server families, their DS8000 storage server and as embedded microprocessors in their high-end Infoprint printers.
IBM and announced
SunSoft, HP, IBM and USL announced CDE in June 1993 as a joint development within the Common Open Software Environment ( COSE ) initiative.
Compaq PortableIn November 1982 Compaq announced their first product, the Compaq Portable, a portable IBM PC compatible personal computer.
EBCDIC () was devised in 1963 and 1964 by IBM and was announced with the release of the IBM System / 360 line of mainframe computers.
In June 2011, IBM announced that it had successfully used graphene-based FETs in an integrated circuit.
In 1983, Microsoft announced the development of Windows, a graphical user interface ( GUI ) for its own operating system ( MS-DOS ), which had shipped for IBM PC and compatible computers since 1981.
* IBM announced in January 2009 that it was opening its first U. S. programming center in the former MSU Federal Credit Union headquarters in East Lansing for application software for governments, universities, etc.
The IBM System / 360 ( announced in 1964 but not delivered until 1966 ) was designed as a common machine architecture for both groups of users, superseding all existing IBM architectures.
The IBM System / 360 ( S / 360 ) was a mainframe computer system family announced by IBM on April 7, 1964, and delivered between 1965 and 1978.
The S / 360-67, announced in August 1965, was the first production IBM system to offer dynamic address translation hardware to support time-sharing.
Before the 67, IBM had announced models 64 and 66, DAT versions of the 60 and 62, but they were almost immediately replaced by the 67 at the same time that the 60 and 62 were replaced by the 65.
But on the eve of Signature's release, IBM announced a strategic decision to withdraw completely from the desktop software market, shocking XyQuest and leaving Signature in limbo.
As the Tandy 1000 line outlasted the PCjr by many years ( and in fact did not make it to market until shortly before IBM announced the discontinuation of the PCjr ) these graphics and sound standards became known as " Tandy-compatible " or ( for the graphics ) " TGA " ( standing for Tandy Graphics Adapter ) and many software packages of the era listed their support for Tandy standard hardware on the package.
* As an example of the impact of deep-ultraviolet excimer laser photolithography, in continuing the advances in semiconductor chip fabrication, IBM researchers announced in early 2006 that they had developed a technique to print circuitry only 29. 9 nm wide using 193 nm ArF excimer laser lithography.
The IBM System i, then known as the AS / 400, was the continuation of the System / 38 database machine architecture ( announced by IBM in October 1978 and delivered in August 1979 ).
In April 2008, IBM announced a rebranding of the System p and its unification with the System i platform.
Other metal gates have made a comeback with the advent of high-k dielectric materials in the CMOS process, as announced by IBM and Intel for the 45 nanometre node and beyond.
0.096 seconds.