[permalink] [id link]
The Pentium II Xeon, which was aimed at multiprocessor workstations and servers, was largely similar to the later Pentium IIs, being based on the same P6 Deschutes core, aside from a wider choice of L2 cache ranging from 512 to 2048 KB < ref > In the context to semiconductor memory such as cache, KB refers to 2 < sup > 10 </ sup > bytes </ ref > and a full-speed off-die L2 cache ( the Pentium 2 used cheaper 3rd party SRAM chips, running at 50 % of CPU speed, to reduce cost ).
from
Wikipedia
Some Related Sentences
Pentium and II
The AGP slot first appeared on x86 compatible system boards based on Socket 7 Intel P5 Pentium and Slot 1 P6 Pentium II processors.
This cache was double the size of K6's already large 2 × 32 kB cache, and quadruple the size of Pentium II and III's 2 × 16 kB L1 cache.
The Athlon Classic is a cartridge-based processor, named Slot A and similar to Intel's cartridge Slot 1 used for Pentium II and Pentium III.
Similar to the Pentium II and the Katmai-based Pentium III, the Athlon Classic contained 512 kB of L2 cache.
Later revisions of this chip were renamed MII, to better compete with the Pentium II processor.
Therefore, despite being very fast clock by clock, the 6x86 and MII were forced to compete at the low-end of the market as AMD K6 and Intel P6 Pentium II were always ahead on clock speed.
It was marketed as a product which could perform as well as its Intel Pentium II equivalent but at a significantly lower price.
With the buyout of NexGen, AMD was able to come back into the game with a processor that could perform competitively with Intel's Pentium II.
Later, the Intel Pentium II, and Intel Pentium III processors allowed dual CPU systems, except for the respective Celerons.
This was followed by the Intel Pentium II Xeon and Intel Pentium III Xeon processors which could be used with up to four processors in a system natively.
Pentium II processor with MMX technology
During the Katmai project Intel sought to distinguish it from their earlier product line, particularly their flagship Pentium II.
John Koza has his own company Genetic Programming Inc., and uses a 1000 node Beowulf cluster, composed of Pentium II and DEC Alpha processors, to do his research.
Benchmarks using slow, budget CPUs like the Celeron 300A would give favourable results for the GeForce 256, but benchmarks done with faster CPUs such as the Pentium II 300 would give better results with some older graphics cards like the 3dfx Voodoo 2.
Previous generations of Intel's processors based on the Core microarchitecture do not have Hyper-Threading, because the Core microarchitecture is a descendant of the P6 microarchitecture used in iterations of Pentium since the Pentium Pro through the Pentium III and the Celeron ( Covington, Mendocino, Coppermine and Tualatin-based ) and the Pentium II Xeon and Pentium III Xeon models.
The MII, based on the 6x86MX design, was little more than a name change intended to help the chip compete better with the Pentium II.
Pentium and Xeon
Ertl's most recent tests show that direct threading is the fastest threading model on Xeon, Opteron, and Athlon processors ; indirect threading is the fastest threading model on Pentium M processors ; and subroutine threading is the fastest threading model on Pentium 4, Pentium III, and PPC processors.
The most popular entry-level SMP systems use the x86 instruction set architecture and are based on Intel ’ s Xeon, Pentium D, Core Duo, and Core 2 Duo based processors or AMD ’ s Athlon64 X2, Quad FX or Opteron 200 and 2000 series processors.
* i840 ' Carmel ', a 1999 chipset for dual Pentium 3 and Pentium 3 Xeon processors
Confusingly, the 860 number has since been re-used for a motherboard control chipset for Intel Xeon ( high-end Pentium ) systems.
Hyper-threading ( officially Hyper-Threading Technology or HT Technology, abbreviated HTT or HT ) is Intel's term for its simultaneous multithreading implementation first appearing in February 2002 on its Xeon server processors and in November 2002 on its Pentium 4 desktop CPUs.
Similarly to the Pentium II it superseded, the Pentium III was also accompanied by the Celeron brand for lower-end versions, and the Xeon for high-end ( server and workstation ) derivatives.
Subsequently, it was the Pentium M microarchitecture of Pentium M branded CPUs, and not the NetBurst found in Pentium 4 processors, that formed the basis for Intel's energy-efficient Core microarchitecture of CPUs branded Core 2, Pentium Dual-Core, Celeron ( Core ), and Xeon.
Pentium and which
This means that at 100 MHz, the Athlon front side bus actually transfers at a rate similar to a 200 MHz single data rate bus ( referred to as 200 MT / s ), which was superior to the method used on Intel's Pentium III ( with SDR bus speeds of 100 MHz and 133 MHz ).
The Intel P5 Pentium had two superscalar ALUs which could accept one instruction per clock each, but its FPU could not accept one instruction per clock.
However, it continued to use native x86 execution and ordinary microcode only, like Centaur's Winchip, unlike competitors Intel and AMD which introduced the method of dynamic translation to micro-operations with Pentium Pro and K5.
Later, release 3. 0 leveraged the enhancements of newer Intel 486 and Intel Pentium processors — the Virtual Interrupt Flag ( VIF ), which was part of the Virtual Mode Extensions ( VME )— to solve this problem.
The P5 Pentium competitors included the Motorola 68060 and the PowerPC 601 as well as the SPARC, MIPS, and Alpha microprocessor families, most of which also used a superscalar in-order dual instruction pipeline configuration at some time.
This bug, discovered in 1994 by professor Thomas Nicely at Lynchburg College, Virginia, became known as the Pentium FDIV bug and caused embarrassment for Intel, which created an exchange program to replace the faulty processors.
The P24T Pentium OverDrive for 486-systems were released in 1995, which were based on 3. 3V 0. 6 µm versions using a 63 or 83 MHz clock.
Owners of personal computers containing Intel 80286 through P5 Pentium processors may be most familiar with these PGA packages, which were often inserted into ZIF sockets on motherboards.
Developers began to target the P5 Pentium processor family almost exclusively with x86 assembly language optimizations which led to the usage of terms such as Pentium compatible processor for software requirements.
Intel and Microsoft, once the closest of partners, have operated at an uneasy distance from one another since their first major dispute, which had to do with Intel's heavy investment in the 32-bit optimized Pentium Pro and Microsoft's delivery of an unexpectedly high proportion of 16-bit code in Windows 95.
Microsoft BASIC ( BASICA, GW-BASIC, QuickBasic, QBasic ) is no longer found on distributions of Microsoft Windows or DOS ; however, it can be downloaded from various internet sites, and archives of DOS versions or old DOS disks which will still run on Pentium class Windows XP machines.
This is due to the replay system of the Pentium 4 tying up valuable execution resources, equalizing the processor resources between the two programs which adds a varying amount of execution time.
The Pentium 4 Prescott core gained a replay queue, which reduces execution time needed for the replay system.
In May 2005 Colin Percival demonstrated that on the Pentium 4, a malicious thread can use a timing attack to monitor the memory access patterns of another thread with which it shares a cache, allowing the theft of cryptographic information.
In 1995, with its Pentium clone not yet ready to ship, Cyrix repeated its own history and released the Cx5x86, which plugged into a 486 socket, ran at 100, 120 or 133 MHz, and yielded performance comparable to that of a Pentium running at 75 MHz.
One model only was completed, the 1995 Cyrix M1 microprocessor, which was intended to compete with Intel's Pentium family.
The Pentium III was eventually superseded by the Pentium 4, but its Tualatin core also served as the basis for the Pentium M CPUs, which used many ideas from the P6 microarchitecture.
The Pentium Pro pipeline had extra decode stages to dynamically translate IA-32 instructions into buffered micro-operation sequences which could then be analysed, reordered, and renamed in order to detect parallelizable operations that may be issued to more than one execution unit at once.
0.087 seconds.